CMB-S4 Detector Layout Discussion

Aritoki Suzuki
Lawrence Berkeley National Laboratory

March 10th 2021
## Layout Options

<table>
<thead>
<tr>
<th></th>
<th>Hexagon</th>
<th>Rhombus</th>
<th>Square</th>
</tr>
</thead>
<tbody>
<tr>
<td>ANL</td>
<td>SPT3G</td>
<td>CDFG</td>
<td></td>
</tr>
<tr>
<td>JPL</td>
<td></td>
<td></td>
<td>BICEP2, Keck Array, BICEP3, Spider</td>
</tr>
<tr>
<td>LBNL-Seeqc</td>
<td>PB2 layout, SO layout, CDFG</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NIST</td>
<td>ACTpol, SPTpol</td>
<td>AdvACT, SO, AliCPT, LiteBIRD</td>
<td>Spider</td>
</tr>
<tr>
<td>SLAC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UCB</td>
<td>APEXSZ, EBEX, PB1, PB2, SO, CDFG</td>
<td></td>
<td>LiteBIRD</td>
</tr>
</tbody>
</table>
Features

### Hexagon
- All site’s equipment is naturally compatible
- Use direct write for non-contact lithography for wiring layer
- Wiring on single Nb layer, no cross-over
- TES bolometers for different frequencies are routed to same sides, repeated pattern

### Rhombus
- All features can be printed with stepper
- Works well with steppers with rotation capability
  - Requires x3 masks and x3 litho steps for steppers without rotation
  - Direct write is possible, litho time?
- Crossovers for wiring layers
- TES bolometers from single frequency is mapped to one side

### Square
- All site’s equipment is naturally compatible
- All features can be printed with stepper
- Array size per wafer and pixel packing density is lower than hex/rhombus design
- Wiring/cable routing can be done as hexagon or rhombus design

<table>
<thead>
<tr>
<th></th>
<th>Stepper with rotation</th>
<th>Direct write</th>
</tr>
</thead>
<tbody>
<tr>
<td>ANL</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>JPL</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>LBNL-Seeqc</td>
<td>No</td>
<td>Yes (procuring)</td>
</tr>
<tr>
<td>NIST</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>SLAC</td>
<td>Yes (procuring)</td>
<td>Yes (procuring)</td>
</tr>
<tr>
<td>UCB</td>
<td>No</td>
<td>Yes</td>
</tr>
</tbody>
</table>
Interface with Readout – 100 mK Components

Hexagonal layout

Readout team can work with both types

Rhombus layout
Direct Write

- UC Berkeley used direct write system (MLA 150) to fabricate CDFG wafers
- **Detector features and wiring printed successfully with direct write**
- Clear field exposure takes 45~50 minutes per layer for MLA 150 (faster direct write)
  - I-line resist (1.0 um thick, 200mJ/cm^2 dosage)
## Pixel pitch/ Detector count

<table>
<thead>
<tr>
<th>Hexagonal layout</th>
<th>Pixel Pitch [mm]</th>
<th>Pixel Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>LAT HF</td>
<td>5.200</td>
<td>469</td>
</tr>
<tr>
<td>SAT HF</td>
<td>5.200</td>
<td>469</td>
</tr>
<tr>
<td>LAT MF</td>
<td>5.200</td>
<td>469</td>
</tr>
<tr>
<td>SAT MF</td>
<td>8.930</td>
<td>169</td>
</tr>
<tr>
<td>LAT LF</td>
<td>14.900</td>
<td>61</td>
</tr>
<tr>
<td>SAT LF</td>
<td>26.800 or 30.000</td>
<td>19</td>
</tr>
<tr>
<td>LAT 20 GHz</td>
<td>19.150</td>
<td>37</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Rhombus layout</th>
<th>Pixel Pitch [mm]</th>
<th>Pixel Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>LAT HF</td>
<td>5.300</td>
<td>432</td>
</tr>
<tr>
<td>SAT HF</td>
<td>5.300</td>
<td>432</td>
</tr>
<tr>
<td>LAT MF</td>
<td>5.300</td>
<td>432</td>
</tr>
<tr>
<td>SAT MF</td>
<td>9.400</td>
<td>147</td>
</tr>
<tr>
<td>LAT LF</td>
<td>15.700</td>
<td>48</td>
</tr>
<tr>
<td>SAT LF</td>
<td>31.100</td>
<td>12</td>
</tr>
<tr>
<td>LAT 20 GHz</td>
<td>21.100</td>
<td>27</td>
</tr>
</tbody>
</table>

- **Pixel pitch and pixel count is quantized for fixed wafer size**
  - Assumed CDFG wafer size
  - For hexagonal design, I selected a design with higher pixel count, but lower count with larger pixel is possible

- **Next step is to verify pixel pitch and count works**
  - Quick layout study in back up slide suggest this works
  - Make sure detector structures for each site fit within detector area

- **Then study mapping speed, beam truncation point and beam shape for given pixel size**
  - Flow up/across WBS to make sure this is okay
Detector Components

Hexagonal layout

Detector components fit within detector area for both layouts

Tightest layout (LAT MF) shown
Detector Components

- Different sites developed RF design that best suit their equipment/fab process
  - Example: UCB moved from stub → lumped filter to improve cross wafer uniformity
  - RF design that works for one site may NOT work well for other sites

- Not all components are absolutely necessary. Example is an hybrid
  - NIST have done comparison test with and without hybrid. Report in future CDFG meetings
Wafer Size

- CDFG wafer **118.800 mm side to side**, largest area where many site feel comfortable about film quality
- Wafer pitch assumption from SAT: **124 mm**
- **2.6 mm outside of each side of detector wafer** left to grab onto detector wafer, wire readout cable etc.
  - *Is this enough?*
Hexagonal array, densest layout check

- Hexagonal layout LAT MF is the densest layout
- Assumed 118.8 mm (CDFG wafer size), 5.2 mm pixel pitch, 469 pixels, 4 optical TES per pixel
- Enough space between pixels for all wires to come out (details in back up slide)
Discussion Points

• CMB-S4 is different from past experiments in that multiple fabrication sites will deliver detector wafers for the project
  • Compatibility with multiple sites will be important for backup/contingency

• What should we make same across sites, what should we leave to sites to decide?
  • Same across sites
    • Wafer size, thickness
    • Pixel location (shape, pitch), pixel count
    • Wire bond pad location, wire bond pad assignment
    • Performance specs (Rn, Tc, time constant, bandpass, yield)
  • Leave to fab sites to decide
    • How to achieve performance spec (Rn, Tc, time constant, bandpass)

• Hexagonal layout can be fabricated by all sites
  • Readout can accommodate TES orders
  • Direct write (MLA 150) can write wiring layer in 50 min
  • Detectors fit for the tightest (LAT MF) design
  → Can we study if all designs be hexagonal layout?

• Important things to do
  • Module team: 124 mm wafer pitch enough? This can drive detector wafer size
  • Discuss about RF designs (ex: hybrid, filters), check RF designs for different sites fit
  • Pixel pitch & count → horn size → efficiency, beam size & ellipticity study → mapping speed → science requirement
Appendix
Rhombus Wafers

27/39GHz
73 pixels

90/150GHz
428 pixels
NIST’s experience with rhombus array layout

Shannon Duff, NIST

February 3, 2021
Why rhombus layout?

- ACTPol to Advanced ACTPol improvements
  - ACTPol implemented hex layout and relied on contact lithography for wiring - resulted in many lithography defects and reworked steps = lost time, lower yield
  - Advanced ACTPol goal to use stepper for 100% of frontside lithography resulted in rhombus-shaped pixels, repeating wiring bus
- Gene Hilton says: “modern microelectronics works well because you do the same thing over and over again”
  - 100% stepper lithography was the only way to achieve this for Advanced ACTPol
- Rhombus layout now used for Advanced ACTPol, Simons Observatory, and AliCPT
Key benefits of rhombus array layout

- No contact lithography results in improved yield
  - Improvements in direct write lithography tools may allow for lithography without 100% step-and-repeat patterning
  - However, throughput could be problematic without using faster resists
- Inspection is very simple
  - Gridded layout makes it very easy to find non-repeating defects across array
  - Every other defect would be eliminated due to thorough reticle inspection
- Very easy to route each frequency band to a single side of array
  - E.g., 90 GHz to 3 edges and 150 GHz to 3 edges preferential for readout in some cases
- Benefits of stepper overlay and resolution
- 100% automated layout and stepper jobfile creation
- Pixels from all three rhombii can use exact same set of masks - uniformity in dimensions
  - Can use same pixel mask images for fabricating single pixels
- Integration of dark TES bolometers between rhombii
  - Radial distribution of dark parameters
Crossovers (unders)

- Each pixel intersection has many W1/W2 crossovers
- Requires deposition and etch processes that do not result in “stringer shorts”
- Requires robust via process
  - Test structures confirm deposition and etch process success
- NIST processes are robust against issues with crossovers
  - Total number of crossovers (need ~half to yield based on design of wiring bus)
    - 2304/pixel
    - ~995,000/array
Hexagonal layout study
Summary

LAT HF 5.20 mm pitch 469 pixels
SAT HF 5.20 mm pitch 469 pixels

LAT MF 5.20 mm pitch 469 pixels
SAT MF 8.93 mm pitch 169 pixels

LAT LF 14.90 mm pitch 61 pixels
SAT LF 26.80 mm pitch 19 pixels or 30.00 mm pitch 19 pixels

LAT 20 GHz 19.15 mm pitch 37 pixels
LAT MF  5.2 mm pitch 469 pixels
LAT HF  5.2 mm pitch 469 pixels
SAT HF  5.2 mm pitch 469 pixels

• These types share commonality that readout limits how many pixels can be readout
• We can use same pixel layout for all three types. Inner detector RF structures will be different
• LAT MF is the tightest to design because of the larger RF structure size. Next four slides show how LAT MF can be packed into the current wafer size.
• Assumed same wafer outline as current NIST’s design
• 469 detector pixels
• 5200 um pitch
- 469 detector pixels
- 5200 um pitch
- 78 pixels in 1 triangle area

- TES wiring from 66 pixels has to go through 11 green channels
  - TES wiring from 6 pixels per channel
  - Assume 4 TESs/pixel
  - Assume 5 um line + 5 um gap
  - 480 um required
  - Assumed 500 um reserved for wiring

- 5200 um – 500 um = 4700 um hex area available for detectors (blue area)
• 312 TES bolometers to one side of a hex
• Continuous wire bond, 200 um pitch
• Blue border = current NIST wafer outline
• 312 divides into 12 hex flashes nicely
• Everything do fit within 4700 um hex
• Used OMT diameter from NIST’s design
• Assumed differential lumped termination at TES bolometer
SAT MF     8.93 mm pitch 169 pixels
- Assumed same wafer outline as current NIST’s design
- 169 detector pixels
- 8930 μm pitch
- Use same RF structure as LAT MF
- Use same RF structure as LAT MF
- Plenty of space (all white area) for wiring
- Same wire bond pad locations as LAT MF
  - Can eliminate unused pads to save space
- RF active area fit nicely within bond pad areas
LAT LF  14.90 mm pitch 61 pixels
- 61 pixel = 244 TES
- Pitch 14,900 um
- Detector structure area 12,900 um hex
- Wire bond pads on one side can support 312 TES
  - Wire all TES to one side
  - One side is enough to readout entire wafer
- 2000 um gap for wires to go through
  - 1 gap can support wires for 100 TES
  - 4 gaps available at a choke point
  - Enough space to wire out entire TES to one side
• Assumed 10 mm opening for DRIE holes
• Depending on this opening size, we may need to adjust pitch or wire bond pad location
SAT LF
26.80 mm pitch 19 pixels
or
30.00 mm pitch 19 pixels
• 26.80 mm pitch, 19 pixels
• Plenty of room for all parts.
• See idea on the next slide to take advantage of this.
• 30.00 mm pitch, 19 pixels

• This idea works because RF structure for SAT LF fits in much smaller area than pixel pitch

• Horn array will be bigger (machined out of aluminum), but coupling wafer etc will still stay within nominal 6-inch wafer size
LAT 20 GHz 19.15 mm pitch 37 pixels
- 37 pixel, single color = 74 TES
- Pitch 19,150 μm
- Wire bond pads on one side can support 312 TES
  - Wire all TES to one side
  - One side is enough to readout entire wafer
• Assumed 13 mm opening for DRIE holes
• Depending on this opening size, we may need to adjust pitch or wire bond pad location
Hexagonal/Rhombus layout on circular wafer
BLAST-TNG Production Arrays

- Austermann, 2017